




Abstract — A piecewise nonlinear approach to the nonlinear circuit design has been proposed in this paper. It is to approximate a 
target nonlinear transfer function by a particular combination of selected nonlinear pieces. The pieces can be produced by one or more 
analog blocks involving nonlinear devices. This approach can be applied to design nonlinear circuits to implement various current 
transfer functions. By controlling the operation modes of the transistor pair in a simple current mirror, one can modulate the current 
transfer function in a radical or fine-tuning manner. It is thus possible for the same current mirror to generate very different 
nonlinear pieces in different sections of its input range. In order that the control is done automatically by the input current, or in other 
words, the operation of the transistors is made to be input-current-dependent in a controlled manner, a series structure of two 
transistors has been proposed to be incorporated in the current mirror. The dependency can be made different by placing the 
structure in different places of the current mirror and/or by making the two transistors complementary or not, which makes the 
variations of the nonlinear function. Several current mirrors have been designed. Each of them consists of a very small number of 
transistors and performs a defined nonlinear current transfer function. The circuits have been simulated with HSPICE to validate the 
functions. The successful results have been obtained and are presented in the paper. 
Index Terms — analog integrated circuits, current transfer functions, nonlinear circuit design, piecewise nonlinear approximation. 
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Piecewise Nonlinear Approach  





Nonlinear circuits are widely applied in signal processing and communication systems, particularly for adaptive gain control, 
sensor conditioning, and bio-inspired computing. It is generally perceived that analog VLSI signal processing is most effective 
when the precision is not crucially required [9]. Implementing nonlinear functions in analog-mixed signal circuits will thus be 
promising and appealing, if the circuits can be made simple and easy to implement and if the drawback of poor accuracy is not 
critical in circuit operation or the errors can be corrected. 
Research on nonlinear circuits has three fundamental topic areas, namely nonlinear circuit analysis, nonlinear circuit synthesis 
and nonlinear device modeling [2]. Talking about the design of nonlinear circuits, one would think of nonlinear circuit synthesis. 
More particularly, many synthesis methods are based on a piecewise linear approximation that has been studied and applied for 
decades [1][6][7]. The devices employed in the synthesis have been evolving over the period, but the principle remains valid and 
useful. Nevertheless, two facts in the technology evolution should be noted and can be explored. The first fact is that the devices 
used in integrated circuits are all nonlinear, not the mixture of linear and linearized ones. The second fact is that the research in 
the area of nonlinear device modeling and circuit simulation has been progressed enormously [8], facilitating the designs of both 
linear and nonlinear circuits. Hence, we propose a “piecewise nonlinear” approach to the nonlinear circuit design. It is to 
approximate a target nonlinear transfer function by a combination of nonlinear pieces. If these pieces can be generated easily 
with a small number of devices and then be merged smoothly, the piecewise nonlinear approach will make the nonlinear circuit 
design and implementation very cost-effective to achieve a good performance. 
The work presented in this paper aims at designing circuits having nonlinear current transfer characteristics. This kind of 
circuits can be conveniently applied in adaptive biasing units, optical sensor systems, and current-mode circuits. The paper is 
organized as follows. In Section 2, the proposed piecewise nonlinear approach is presented. It describes the principle on which 
the design approach is based, the basic structures to be used for the modulation of nonlinear current transfer functions, and the 
possibility of using a single basic analog building block to produce multiple nonlinear pieces to form a well defined function. In 
Section 3, a good number of design examples are presented to demonstrate how the approach can be applied with variations to 
implement different nonlinear functions. The description of each of the design examples is immediately followed by the results 
of the simulation validating the function. The summary of the proposed approach and its applications in the nonlinear circuit 
design is found in Section 4. 
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2. PIECEWISE NONLINEAR APPROACH AND THE BASIC STRUCTURES FOR NONLINEAR CURRENT TRANSFER FUNCTIONS 
The objective of the work presented in this paper is to develop analog circuits for nonlinear current transfer functions. The 
circuits should be as simple as possible, i.e., having a minimized number of basic units, with a view to minimizing the power 
dissipation and to facilitating their integration in electronic systems. To this end, as mentioned in Section 1, the proposed 
piecewise nonlinear approach is to approximate a target nonlinear transfer function by a combination of nonlinear pieces, instead 
of linear ones or linearized ones. A nonlinear piece can be produced by an analog building block involving nonlinear devices. In 
this aspect, one can have the following observations. 
• A piece of nonlinear function can be approximated by a segment of another nonlinear function or by a number of segments of 
linear functions. In general, the approximation by the nonlinear segment produced by a single block is expected to result in a 
much simpler circuit implementation than that by the multiple linear segments. 
• The characteristic of a nonlinear device does not have the same nonlinearity over its entire input range. For instance, the 
characteristic of a MOS transistor can be logarithmic or nearly-square-root, depending on the level of its voltage or current. In 
other words, the characteristic of such a device can be used to approximate, at one current level, a piece of logarithmic 
function, and also a square-root one when the current level is raised. Hence, it is possible to use one single block to generate 
two or even more pieces in different sections of its voltage or current range. 
With the proposed piecewise nonlinear approach, one can minimize the number of the basic blocks to be employed by making 
good use of the device nonlinearity. In view of the targeted nonlinear current transfer functions, a current mirror can be 
considered as the basic building block producing nonlinear pieces. 
A conventional current mirror performs a current scaling under its linear operation condition. Based on the principle of the 
piecewise linear approximation, one can use a combination of linear current mirrors to generate an arbitrary piecewise transfer 
function in order to synthesize nonlinear functions [13]. If current mirrors are used beyond the limit of the linear operation, they 
will be considered as nonlinear current mirrors and their current scaling factor will be input-current dependent. Incorporating a 
resistor in a linear current mirror can make a nonlinear current transfer to implement a gain control [5]. Nonlinear current mirrors 
can also be made resistor-free [3] [4]. Besides the prior knowledge about nonlinear current mirrors, there is a need to develop an 
effective method of modulating and segmenting nonlinear characteristics of current mirrors and those of the devices involved. In 
this work, the MOS current mirrors are used for the study of the nonlinearity of current mirrors. 
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The block diagram of a MOS current mirror is shown in Fig. 1. Each of the common-gate transistors, namely N1 and N2, can 
be made to operate in either saturation or triode mode, if they are under the condition of strong inversion. The current mirror can 
have four different states, as shown in Table 1, according to the operation modes of the two transistors. If both N1 and N2 operate 
in the saturation mode, the circuit will perform a linear scaling or linear transfer. In all the three other states, the scaling factor 
iOUT/iIN, or the derivative diOUT/diIN, is input-dependent, and each has a different dependency. Therefore, this current mirror is 
able to produce at least four very different pieces of current transfer characteristic in four different current ranges, respectively. It 
can be the case that two or more of these pieces are useful to form a nonlinear function. One can thus use a single current mirror 
to implement this function. 
 
Fig. 1. Block diagram of a current mirror involving a NMOS transistor pair. The dashed lines are used to symbolically indicate connections that can be wires 
and/or devices [10]. 
Table 1 [10] 
State N1 N2 Function 
1 saturation saturation linear scaling 
2 triode saturation amplification 
3 saturation triode compression 
4 triode triode to be determined 
It should be noted that, to perform a defined nonlinear function, when the level of the input iIN is changing from one section to 
another in its range, the current mirror should be able to switch itself from one state to another according to the arrangement of 
the pieces of the function. To make it happen, the transistors should be able to switch themselves from one operation mode to 
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another in a “designed” manner. It is essential that they should be connected in such a way that the change of the operation mode 
is permitted. Fig. 2 illustrates three different configurations. The drain-gate short-circuit of the NMOS shown in Fig. 2(a) forces 
the transistor to operate only in the saturation mode. Contrarily, a series structure illustrated in Fig. 2(b) or 2(c) makes it possible 
for each of the two transistors to operate either in the saturation or triode mode, depending on their drain voltages with respect to 
their gate and base voltages. These structures can thus be useful in the design of nonlinear current mirrors. 
 
Fig. 2. MOSFET configurations. (a) Gate-drain short-circuit securing the saturation operation mode. (b) PMOS/NMOS series structure. (c) NMOS/NMOS series 
structure. Each of the transistors connected in series can operate in the saturation mode or other modes, depending on the level of iIN and device 
parameters. 
It is known that, if the current of a MOS transistor is fixed, the drain-source voltage can determine the operation mode of the 
device. As shown in Fig. 3, the operating points Q1 and Q2 are given by the same current iIN, but the drain-source voltages, 
namely vDS1 and vDS2, make one in the saturation region and the other in the triode one. In the structure shown in Fig. 2(b), the 
operation modes of N and P can be set up by adjusting the common-drain voltage vD. From a static operation point of view, vD is 
determined by the gate-source voltages of the two transistors and their characteristics of transconductance. From a dynamic 
operation point of view, during a transient period following an excitation of iIN, the difference between iN and iP determines the 
direction in which vD will change. As the gate-source voltages and geometrical parameters of the transistors are the elements 
determining the transconductances and the currents, one can adjust them to make vD rise or fall during the transient period so that 
the transistor will be in the right operation mode and the current mirror in the right state. 
To be more specific, let us look at the following two cases to see how the state of the structure shown in Fig. 2(b) can be 
determined by the transistor gate sizing or voltages, and how the operation modes of the transistors can be determined at a given 
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input current level. Assume that the initial state of this structure is as such: The input current iIN is at a given level, the gate-
source voltages of the two transistors and the voltage vD are set up for both to operate in the saturation mode when the current 
equilibrium at vD node is reached. 
• Case 1: Modifying W/L ratio of N to be larger, while the gate-source voltages and the W/L ratio of P are kept the same, will 
lead to a decrease in vD, due to a temporal increase of the NMOS current during the transient period, and the state of the circuit 
will be changed to “P in the saturation mode and N in the triode mode” when the new current equilibrium is reached with iIN 
of the same level. Then, as long as iIN is equal or lower than that given level,  the transistors will be automatically driven to 
this state. 
• Case 2: Increasing the gate-source voltage of N, while the gate-source voltage of P and the two W/L ratios are kept the same, 
will make the structure enter the same new state as that described in Case 1. 
 
Fig. 3. Characteristics of a NMOS transistor. When a current iIN is injected to the transistor, the transistor can be set up to operate at Q1 or Q2, visibly depending 
on its drain-source voltage vDS. The derivative diN/dvDS at Q1 is much greater than that at Q2. 
It should be noted that a change of the state in the structure of two MOS transistors connected in series results in a change of 
the nonlinearity of the characteristic of the nonlinear circuit in which the transistors are incorporated. Hence, an input current 
level that makes such a change is at the joint point of two adjacent nonlinear pieces of the target nonlinear function. 
Between the two determining elements mentioned above, i.e., the gate-source voltage and the geometrical parameters of the 
transistors, the gate-source voltage may be more explorable as it can be made variable after the circuit fabrication, providing the 
users with a possibility of modifying the circuit function. Moreover, the voltage can be adjusted by applying another signal at the 
node, which makes it possible to modulate the nonlinear function in an adaptive manner. This gives the potential of 
implementing a sophisticated function in a simple circuit. 
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Fig. 2(c) shows another series structure where the transistors are not complementary. The node vN is the drain of Na and the 
source of Nb. Like vD in Fig. 2(b), the voltage vN is determined by the gate-source voltages of Na and Nb, and/or the transistor 
aspect ratios of W/L, but in a completely different manner. This series structure can also be used in the design of nonlinear 
current mirrors, and will make the circuit characteristics have some other features than those provided by the structure 2(b). 
In the following section, design examples of nonlinear current mirrors are presented. Each example involves one or more 
series structures shown in Fig. 2 and is of single-current-mirror circuit, i.e., only one current mirror being used to generate the 
needed pieces for a target nonlinear function. The description of the each design is followed by the presentation of the simulation 
results of the circuit. 
3. DESIGN EXAMPLES 
In this section, a couple of current mirror circuits are presented to demonstrate that the proposed piecewise nonlinear approach 
can be applied to implement nonlinear current transfer functions. It is also to illustrate that a single current mirror can be used to 
implement a nonlinear current transfer function by incorporating a series structure shown in Fig. 2(b) and/or 2(c). Moreover, by 
changing the connection of the series structure, one can alter the transfer function to suit another application. The simulation 
results of the circuits, by HSPICE unless otherwise specified, are also presented. As the currents in the design examples vary in a 
relatively wide range, they are displayed in a logarithmic scale. The transistor models used in the simulation are of a 0.18 µm 
CMOS technology and the supply voltage is 1.8 V.   
3.1 Current amplification/attenuation circuit 
It is often desirable, in analog signal processing circuits, that the ratio iOUT/iIN is high for a current amplification when iIN is 
weak, and gets lowered, when iIN becomes stronger, for an attenuation so that the circuit is not saturated. Such a function is 
particularly useful when adaptive characteristics of signal transfer are needed. The circuit for this function can be based on the 
structure shown in Fig. 1 [10], if the NMOS pair N1 and N2 are made to operate as follows. 
• In case that iIN is high, both N1 and N2 are in the saturation mode. If (W/L)N2 < (W/L)N1, iOUT will be an attenuated version of iIN. 
The two transistors behave like a conventional current mirror for a linear down-scaling with the ratio iOUT/iIN < 1. 
• In case of a low iIN, N1 operates in the triode mode. If N2 is in the saturation mode, iOUT > iIN. The pair N1 and N2 perform a 
current amplification [11]. Please note that the amplification gain is defined as iOUT/iIN. It is not about small signals iin and iout. 
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For the design of the current mirror for the current amplification/attenuation, one can see that the transistor N1 needs to change 
the operation mode according to the input, whereas N2 is in the saturation mode regardless the input level. Fig. 4 illustrates a 
NMOS current mirror designed for this purpose and its PMOS version. In the mirror shown in Fig. 4(a), the series structure 
consisting of P and N1 is placed in the left side of the circuit and the drain voltage vD is adjustable by means of iIN. The gate-
source voltage of N1 is equal to the source-gate voltage of P, noted as vGSN = vSGP = vG, and the sum of the source-drain voltage of 
P and the drain-source voltage of N1 is equal to vG. The input current iIN sets up vG and vD, and determines the operation mode of 
each transistor. If (vG - vD) is small, N1 will be in the saturation mode and the circuit will behave like a conventional linear 
current mirror. 
                              
 (a) (b) 
Fig. 4. Nonlinear current mirrors used for current amplification/attenuation [10]. (a) NMOS version. (b) PMOS version. 
Assume that, in the circuit shown in Fig. 4(a), vD is initially at a mid-point, i.e., around vG/2, while iN = iP. To respond to an 
excitation of iIN, vG is being set up, updating iN and iP. The instantaneous current difference (iP - iN) determines how vD will 
change. If (iP - iN) > 0, vD will be raised and then stabilized at a higher voltage level, otherwise at a lower voltage level. Thus, we 
need to examine the conditions to make iP > iN when iIN is in the upper side of its range, and those to make iN > iP when iIN is in 
the lower side.  
If iIN is high, the transistors in the circuit shown in Fig. 4(a) will be in strong inversion. As vGSN = vSGP = vG and |Vtp|, the 
threshold of P, is greater than Vtn of N1, the condition to make iP > iN is (βp =  	 ) >> (βn = 


	 ), if both devices are 
initially in the saturation mode, with   being the oxide capacitance per unit area and µn (or µp) the surface mobility in NMOS 
(or PMOS).  This will lead to a state of vD > (vG - Vtn) when the steady state of iP = iN = iIN is reached after the transient period. 
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In case of a weak iIN, the transistors are in weak inversion and have exponential characteristics. The following equations are 
used to calculate the currents iN and iP [8]. 
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C422? + >@ , and n = 1 + D14189:;<= . Also VMn is the upper limit of the weak inversion in terms of vGS of a NMOS, VMp is 
that in terms of vSG of a PMOS, ϕt is the thermal voltage, ϕF is the Fermi level, VFB is the flat band voltage, γ is the body effect 
coefficient, and εt is permittivity of silicon. 
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. If this condition is satisfied, vD will be reduced, easily to be vD < φt, and consequently vG will be increased to 
compensate for the instantaneous decrease of iN due to the lowered vD. The voltages vG and vD are stabilized when iN = iP = iIN. 
The same vG is applied to N2. If the drain-source voltage of N2 is much greater than φt, we will have iOUT >> iIN, which makes a 
current amplification. 
Summarizing the analysis presented above, to make the nonlinear current mirror illustrated in Fig. 4(a) operate as a current 
amplifier/attenuator, the transistors N1 and P should satisfy the conditions  




The former is to make vD > (vG - Vtn), when the devices are in strong inversion, in order to have iOUT/iIN < 1 while (W/L)N2 < 
(W/L)N1, and the latter is to lower vD, in case of weak inversion, for iOUT/iIN > 1. It is obvious that in the curve of the current 
transfer characteristic iOUT versus iIN, there must be a particular point where iOUT/iIN = 1. 
The design process can be quite simple. If the parameters of the fabrication process are given, one can choose the W/L ratios of 
N1 and P to satisfy the conditions βp >> βn. It should be mentioned that ISp, ISn, VMp and VMn depend on the source-voltages of the 
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transistors and vG, the source-voltage of P, is iIN-dependent. If all the parameters of the transistors are fixed to make βp >> βn, one 
can find a particular value of iIN that makes 
E<
E<  ≤ 
((
 , which sets the upper boundary of iIN for N1 to be in the triode 
mode, i.e., for the circuit to perform the current amplification. If iIN is low enough within the boundary, the condition for the 
amplification will be satisfied. Otherwise the circuit will automatically be set in the state of the linear current down-scaling as βp 
>> βn and (W/ L)N2 < (W/ L)N1. 
It is obvious that the particular value of iIN for the upper boundary corresponds to the chosen W/L ratios of N1 and P. In other 
words, one can size N1 and P to have a desired value of the iIN boundary and to satisfy the conditions βp/βn >> 1. It should, 
however, be noted that, in the circuit shown in Fig. 4 (a), as µn/µp >> 1 and (|VMp| - VMn) >> nφt, the W/L ratio of P may need to 
be much larger than that of N1 to make the iIN boundary at an appropriate level. 
Fig. 4 (b) illustrates the complementary version of the nonlinear current mirror shown in Fig. 4(a). In this circuit, the 
transistors P1 and N should satisfy the conditions 




for the current amplification/attenuation. As µn/µp >> 1, βn/βp >> 1 can be easily made without a significant size difference of the 
devices P1 and N. Please also note that in this version, it is the transistor N that has the body effect, and the numeric value of (VMn 
- |VMp|) is, in general, smaller than that of (|VMp| - VMn) in the circuit shown in Fig. 4(a). Thus, the conditions can be satisfied in a 
wide range of the input current, without need of an excessive difference in W/L ratio between the NMOS and PMOS transistors. 
It should be noted that the gate voltage of P in Fig. 4(a) and that of N in Fig. 4(b) are connected to VSS and VDD, respectively. 
They can, however, be set up at other voltage levels, or adjusted by another signal, to modulate the characteristics of the circuits. 
The circuit shown in Fig. 4(b) has been simulated to validate the function. The DC characteristics of the circuit, when the 
transistor size ratios are specified in Table 2, are shown in Fig. 5. The input current range in this simulation is from 1 nA to 10 
µA. It is observed that, in the lower part of the current range when the transistors are in the weak inversion region, vD, the drain 
voltage of the transistor P1 is very close to its source voltage at 1.8 V, making a current amplification. In the upper part of the 
current range, vD is close to vG, making P1 operate in the saturation mode and the circuit a conventional current mirror 
performing a linear down-scaling as (W/L)P2 < (W/ L)P1. These characteristics demonstrate that the circuit shown in Fig. 4(b) 
  
11 
performs a current amplification when the input current is at the lower side of the range, and an attenuation if the input is in the 
upper side. 
   
Fig. 5. DC characteristics of the circuit shown in Fig. 4(b). For this simulation, the transistors are sized with the W/L ratios shown in Table 2. The curves vG 
versus iIN and vD versus iIN are shown in the first graph. The other graph shows the current transfer characteristic iOUT versus iIN. If iIN < Im = 0.26 µA, 
iOUT/iIN > 1, otherwise iOUT/iIN < 1. The current magnitude is displayed in a logarithmic scale. 
Table 2 Transistor W/L ratios in Fig. 4(b) 
P1 P2 N 
Wmin/Lmin Wmin/ 2.8Lmin 23Wmin/Lmin 
Wmin: minimum width; Lmin: minimum length 
The nonlinear current mirror illustrated in Fig. 4(b) can be used for a special signal transfer. The circuit illustrated in Fig. 6 is a 
current-to-voltage converter, in which the PMOS version of the current mirror, consisting of the three transistors placed within 
the red dashed frame, is incorporated. The input current iIN varies over a dynamic range of more than five decades. The 
conversion is based on a low-pass current filtering performed by the 5 transistors, namely N1, N2, N3, P3, and P4, and the time 
constant of this filtering structure is determined by the transconductance of P3 and the capacitance at the the common-gate of P3 
and P4 [12]. The dynamic range of the 5-transistor converter is, however, not much more than three decades, without a large 
capacitor at the common-gate. To solve the problem of this “mismatch” of dymanic ranges, iIN is applied to the current mirror 
having the current transfer characteristic illustrated in Fig. 5. This current transfer is to make the input current amplified if it is in 
the lower section of the input range and attenuated if it is in the upper section so that the dynamic range of the current will be 
reduced, without losing its signal variations, to match that of the current filter. The transistor NBP is normally off. However, if iIN 
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is strong enough to make its gate-source voltage (VDD - vG) to reach a predefined level, NBP will be conducting to reduce the 
current iN so that vG will not be too low for the current mirror to operate normally. 
 
Fig. 6. Wide dynamic range current-to-voltage converter. The nonlinear current mirror, placed within the dashed-line frame, is employed to amplifier iIN if it is of 
nano-Amperes and attenuate it if it is of micro-Amperes or upper. The current-to-voltage conversion is done by the five transistors in the right side [12]. 
The waveforms presented in Fig. 7 illustrate how the circuit shown in Fig. 6 functions when a varying input current is applied, 
with the transistor size ratios specified in Table 3. The voltage vD is high when iIN is in the lower side of its range, implying that 
P1 operates in the triode mode for the current amplification, and it is low when iIN is in the upper side of the range. It is observed 
that, by means of the current transfer provided by the nonlinear current mirror, the dynamic range of iOUT is much smaller than 
that of iIN while the current variations are however transmitted, enabling the low-pass filter to convert iOUT to vOUT easily. Without 
this nonlinear current transfer, the low-pass current filter would need a large capacitor given by a source-drain-shorted MOS gate 
sized 20 µm x 20 µm placed at the common-gate of P3 and P4 to do the same conversion [12]. 
Table 3 Transistor W/L ratios in Fig. 6 
P1 P2 N NBP  
 
Wmin: minimum width 
Lmin: minimum length 
Wmin/Lmin Wmin/2.8Lmin 23Wmin/Lmin 20Wmin/Lmin 
N1 N2 N3 P3, P4 




Fig. 7. Simulation waveforms of the circuit illustrated in Fig. 6, when the transistors are sized as those shown in Table 3. The input current iIN varies from 4 nA to 
0.4 mA, the magnitude of the signal variation is 10% of the DC level and the frequency is 1 MHz. The currents are displayed in a logarithmic scale. 
 
3.2 Current scaling and clamping 
In the nonlinear current mirror shown in Fig. 8, the transistors N1 and P1 operate in the saturation region, but the operation 
mode of N2 and that of PR depend on the input current iIN. Let VP to be fixed at a low voltage level. There will be the two cases. 
• If iIN is weak, vG will be low. Assuming that both N2 and PR are initially in the saturation mode, the low vG and low VP will 
cause a transient current difference (iP - iN) > 0, raising vD and making N2 operate in the saturation mode and PR in the triode 
mode when the steady state is reached. In this case, the circuit performs a “linear” scaling, i.e., iN being “linearly” proportional 
to iIN and determining iP and iOUT. It should be mentioned that iP has an upper limit IPmax, determined by (VDD - VP), the sum of 
the source-gate voltage of P1 and that of PR, if their W/L ratios are given. When both P1 and that of PR are in the saturation 
mode, iP = IPmax. 
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• If iIN is high enough to make iP reach the level of IPmax, any further increase of iIN will lead to the triode operation of N2 while 
iN is at its upper limit imposed by iP, i.e., iN = iP = iPmax. 
Therefore, the current mirror performs a “linear” scaling in the lower part of the input range and a current clamping in the upper 
part. The clamping level is determined by the voltage VP and the W/L ratios of the transistors. It should be noted that a higher VP 
results in a smaller source-gate voltages of PR or P1, thus lowering the upper limit of iP and iN. i.e., a lower clamping level. 
 
Fig. 8. Nonlinear current mirror performing current scaling and clamping. The branch of series NMOS-PMOS, also shown in Fig. 2(b), is placed in the right side 
of the NMOS mirror. The PMOS pair, P1 and P2, makes a linear current mirror for the current output. 
The circuit shown in Fig. 8 has been simulated. The result is illustrated in Fig. 9. One can observe that vD changes from high to 
low when iIN increases, indicating the transistor N2 switches its mode of operation from the saturation to the triode to respond to 
the change of iIN. The characteristic of iOUT versus iIN confirms the function of current clamping. 
       
Fig. 9. DC characteristics of the circuit shown in Fig. 8 when VP = 0 V. All the transistors, but N2 having W2/L2 = 2Wmin/Lmin, are minimum-sized. In case of iIN < 4 
µA (approximately), vD is high enough to make N2 operate in the saturation mode and iOUT increases with iIN. If iIN > 4 µA, iOUT remains at a level about 6 
µA and vD is low to drive N2 in the triode region. 
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The DC characteristics illustrated in Fig. 9 also show that in the lower end of the input current range, the ratio of iOUT/iIN is 
very much deviated from the scaling factor of 2 specified by the W/L ratios of the two NMOS transistors. This reflects a very 
pronounced mismatch effect in a weak current operation. If iIN gets higher, iOUT/iIN decreases because of the decrease of vD, as the 
effect of the channel length modulation is strong due to the short gate length of N2. This decrease in iOUT/iIN is also due to the 
reduced mismatch effect in the higher current level. Moreover, while iIN is increasing, the circuit moves from the state of current 
“scaling” to that of “clamping” gradually, which adds another reason for iOUT/iIN to decline when iIN is approaching the level that 
changes the state for the current clamping. 
The circuit shown in Fig. 8 can have different applications. For example, it can be used for a conditional current signal 
transfer.  The input current signal will be transferred to the output if it varies at a DC current level in the lower section of the 
range, otherwise the current variation will be eliminated. The circuit can also be used to generate a variable biasing current for a 
voltage amplifier to extend its operation range and/or to make the gain variable. 
 
3.3 Current mirror having a transfer function of double-side derivatives 
The derivative diOUT/diIN of a nonlinear current mirror is input-dependent. In the current amplifer-attenuator shown in Fig. 4(a) 
or (b), it changes from diOUT/diIN > 1 to diOUT/diIN < 1 when the input current increases. Fig. 10 shows another nonlinear current 
mirror that gives diOUT/diIN > 0 or diOUT/diIN < 0, depending on its input current. The structure of this circuit is different from that 
shown in Fig. 8 by the short-circuit between the gate of the PMOS PR and the NMOS common-gate vG. This connection makes 
the "algebraic" sum of the gate-source voltages of the transistors, namely N1 (or N2), P1 and PR, equal to a fixed value VDD, 
expressed as 
 VDD = vGS_N1+ vSG_P1+ vSG_PR  
where vGS_N1 = vG,  vSG_P1= VDD – vGP, and vSG_PR = vGP - vG.  It should be noted that vG increases with iIN, reducing (vSG_P1+ vSG_PR), 
and the consequence of this voltage reduction can be one of the following two scenarios, depending on the input current level 
and the state of N2 and PR, while N1 and P1 are hard-wired to operate in the saturation mode. 
• If iIN is in the upper side of the input range, i.e., a relatively large vG and small (vSG_P1+ vSG_PR), iOUT will decrease if iIN 
increases, i.e., diOUT/diIN < 0. If PR is in the saturation mode, an increase in vG will make the source-gate voltage of each of the 




• If iIN is in the lower side of the input range, if iIN increases, iOUT will also increase, because vSG_P1 increases with vG, and 
diOUT/diIN > 0. As both vGS_N1 and vSG_P1 are small, the source-gate voltage of PR, vSG_PR = VDD – (vGS_N1+ vSG_P1), can be large 
enough to drive PR in the triode mode, resulting in a small source-drain voltage (vGP – vD), which makes vD large enough for N2 
to operate in the saturation mode.  Hence, N1 and N2 operate like a conventional current mirror, and iN sets up vSG_P1. 
 
Fig. 10. Nonlinear current mirror, of which the current transfer function has a positive or negative derivative diOUT/diIN, depending on the level of iIN. 
If iIN increases from the lower end of its range, the operating point of PR will move from the triode region towards the 
saturation region while iOUT is increasing. When PR is driven to change its operation mode to the saturation, iOUT reaches its 
maximun level IPK. In other words, at the point where diOUT/diIN = 0, all the four transistors are in the saturation region. This state 
is “unstable”. It does not last in practice and an excitation of a tiny increase (or decrease) of iIN will drive N2 (or PR) to the triode 
region, as iN tends to increase (decrease) while iP tends to decrease (increase), leading to a decrease (increase) of vD. Let IIN-P 
denote the level of the input current that makes iOUT = IPK. The value of IIN-P can be calculated based on iP = iN and iP = iP1, iP1 
denoting the current in P1, under the condition that all the transistors are in the saturation mode. If N1 and N2 are identical, and P1 
and PR are also so, the relationship between IIN-P and the other parameters of the circuit can be expressed as follows, and the 
derivation of the expression is found in Appendix.    




1 , NOP Q = RHHS (3) 
One can see that IIN-P is related to the supply voltage VDD, and the transistor size ratios, if the technological parameters are 
given. A larger VDD results in a larger vSG_PR = VDD – (vGS_N1+ vSG_P1), giving more room for PR to operate in the triode region, and 
thus moving IIN-P upwards. Also, IIN-P is propotional to the W/L of N1, as the larger the ratio is, the smaller vGS_N1 and the larger 
vSG_PR for a given iIN, and the higher IIN-P. Moreover, the W/L ratios of P1 and PR have also some effect on IIN-P. If the other 
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parameters are fixed, making the gates of P1 and PR wider will result in a higher iP and consequently a higher vD when the current 
equilibrium at the common-drain of N2 and PR is reached, which may make N2 to operate in the saturation region and PR in the 
triode region and raise IIN-P. 
It should be noted that at iIN = IIN-P, diOUT/diIN = 0, i.e., zero signal gain. Also, as IIN-P is related to the supply voltage VDD and 
the characteristics of the transistors, it is very sensitive to a modification of VDD and to the process variation. In other words, IIN-P 
will be shifted left-or-rightwards if the voltage or a transistor parameter gets changed. Moreover, as mentioned above, the state of 
PR and N2 simultaneously being in the saturation mode is unstable, and VDD should be large enough to satistfy the condition that 
VDD = vGS_N1+ vSG_P1+ vSG_PR when PR or N2 is in the triode mode. If VDD is reduced, one may increase the W/L ratios of the 
transistors so that for the same current the gate-source voltages will be reduced to satisfy the condition. One can also use the 
complementary version of the circuit so that there will be one PMOS and two NMOS transistors in series, instead of one NMOS 
and two PMOS ones, in the right side of the current mirror, to reduce the “algebraic" sum of the three gate-source voltages. 
The circuit shown in Fig. 10 has been simulated. Fig. 11 illustrates the characteristics of the circuit that confirm the circuit 
function of the double current derivatives in different parts of the input range, as described in the preceding paragraphs.  
     
Fig. 11. DC characteristics of the circuit illustrated in Fig. 10. All the transistors, but N2 having W2/L2 = 2Wmin/Lmin, are minimum-sized. If vD is high, driving N2 
in the saturation mode, the current derivative diOUT/diIN > 0 as iOUT follows iIN, and if vD is low, diOUT/diIN < 0. At the point iIN = IIN-P, iP = IPmax = iPK, 
diOUT/diIN = 0. 
The current transfer characteristic of the double-side derivatives can be used in signal processing or communications to 
transmit current variations in a special manner. For example, two current signals differentiate themselves by their distinguished 
DC levels, which can be a case of currents generated by different sensors, and they are merged to be transmitted by a single 
channel, while one of them needs a phase shift of 180 degrees and the other does not. The simulation result illustrated in Fig. 12 
shows that the circuit shown in Fig. 10 can be used to implement such a function. It performs a current signal transfer without 
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inversion if iIN is below IIN-P, otherwise with an inversion. In such an application, the input signal should be biased well below or 
above  IIN-P , to avoid the point of diOUT/diIN = 0.  
 
Fig. 12. Simulation waveforms of the circuit illustrated in Fig. 10. The waveform of iIN is printed in red (or gray if printed in white/black) and iOUT in black. The 
variation of iOUT is in the opposite direction compared to that of iIN when the DC level of iIN is high. 
 
3.4 Modulations of the current transfer characteristics 
In the designs presented in the preceding sub-sections, one of the two common-gate transistors is replaced by the series 
structure of two transistors shown in Fig. 2(b) in order to modulate the drain voltage of one of the common-gate transistors. Fig. 
13 illustrates another current mirror in which each of the common-gate NMOS transistors, namely N1 and N2, has a PMOS 
transistor connected to its drain node to make both drain voltages modulatable. The gate of PR in Fig. 13 is short-circuited to vG, 
like that in the circuit shown in Fig. 10, making the source-gate voltage of PR decrease while iIN is increasing. The gate terminal 
of P is reserved for the connection to a fixed or varying voltage to control the drain voltage of N1, which is different from the 




Fig. 13. Nonlinear current mirror. The PMOS P and PR are used to adjust the voltages vD1 and vD2, respectively. 
As mentioned previously, the characteristics of a current mirror are related to the operation modes of its transistors, and the 
drain voltage of each transistor is the key to determine the operation mode. In the circuit shown in Fig. 13, the drain voltage vD1, 
or vD2 is determined by the difference between the two transistor currents meeting at the node during the transient period after an 
excitation of the input. The device W/L ratios, and the gate voltages of the transistors are used to control the currents. Hence the 
characteristics of the current mirror can be made adjustable by means of changing the W/L ratios or by means of tuning the gate 
voltage of P. 
The circuit illustrated in Fig. 13 has been simulated with two different settings of the transistor W/L ratios specified in Table 4, 
while vPM = 0 V. When all the transistors are equally sized, its characteristics obtained are illustrated in Fig. 14. Due to the 
difference between µn and µp, and the body effect in the transistor P, the current driving capacity of N1 is much stronger than that 
of P, making vD1 very low over the entire input current range, as shown in Fig. 14, and N1 to operate in the triode mode. In this 
case, for a given input current, vG needs to be higher than that in case of N1 operating in the saturation mode. This higher vG 
enhances iN, reduces source-gate voltage of PR, weakening iP, and consequently results in a very low vD2. Hence, N2 is made to 
operate in the triode mode and PR in the saturation mode, which makes the state in which an increase of iIN causes a decrease of 
the current in PR, i.e., diOUT/diIN < 0. The circuit has a similar current transfer characteristic as that in the upper section of the 
input current range shown in Fig. 11. Because the current driving capacity of N1 is made stronger than that of P, N1 can not be in 
the saturation mode and it is thus impossible for the circuit to be a “linear” current mirror, regardless the input level. 
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Fig. 14. DC characteristics of the circuit shown in Fig. 13 when all the transistors are equally minimum-sized (see the left column of Table 4) and vPM = 0 V. 
Both vD1 and vD2 are very low, indicating N1 and N2 operating in the triode mode. 
Table 4  W/L ratios to obtain the results shown in 
 
Fig. 14 Figs. 15, 16 and 18 
P Wmin/Lmin 10Wmin/Lmin 
N1 Wmin/Lmin Wmin/3Lmin 
N2 Wmin/Lmin Wmin/10Lmin 
PR Wmin/Lmin 10Wmin/Lmin 
P1 Wmin/Lmin 10Wmin/Lmin 
P2 Wmin/Lmin 10Wmin/Lmin 
Wmin: minimum width; Lmin: minimum length 
 
If the transistors in Fig. 13 are sized as those shown in the right column of Table 4, the circuit characteristics obtained by the 
simulation are illustrated in Fig. 15. The transistors P, PR and P1 are made much wider than those in the previous case to improve 
the current driving capacity of the PMOS devices. Also, for a given current, their source-gate voltages are reduced, leading to a 
lower vG and higher vGP, i.e., a larger source-gate voltage of PR to enhance iP. In the lower part of the current range, the voltage 
vD2 is high, as shown in Fig. 15, resulting from the much enhanced iP against the relatively weakened iN. Consequently N2 
operates in the saturation mode and iN increases with iIN. If the input current rises to the upper part of its range, the raised vG and 
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lowered vGP weakens the current driving capacity of PR, despite its enhanced W/L ratio, and results in a low vD2, driving PR in the 
saturation mode and N2 in the triode mode. Thus, iP and iOUT will decrease if iIN increases, as shown in Fig. 15. 
       
Fig. 15. DC characteristics of the circuit shown in Fig. 13 when the W/L ratios of the PMOS transistors are much larger than those of the NMOS ones, specified 
in the right column of Table 4, and vPM = 0 V. 
Also, as the current in a MOS transistor is sensitive to the gate voltage, adjusting vPM in the circuit shown in Fig. 13 can result 
in a change of the current and then the drain voltage in order to modulate the current transfer characteristics. Fig. 16 illustrates 
the characteristics obtained with three levels of vPM when the transistors are sized as specified in the right column of Table 4. In 
case of vPM = 0 V, the characteristics are identical to those illustrated in Fig. 15 as the circuit is simulated under the exactly same 
conditions. If vPM is fixed at a higher level, vG will have to be higher for the transistor P to accommodate the same current, 
enhancing iN and reducing (vGP - vG), the source-gate voltage of PR, i.e., weakening iP. Thus, by raising vPM, the state of triode-N2 
and saturation-PR will be set up at a lower level of iIN, which makes the current transfer characteristic shift leftward, as shown in 
Fig. 16. The voltage vPM can thus be used for an easy modification of the circuit characteristics. If this voltage is time-varying, 




     
Fig. 16. DC characteristics of the circuit shown in Fig. 13. The W/L ratios of the transistors are specified in the right column of Table 4. The voltage vPM is set at 
0 V, 0.1 V and 0.2 V. 
The current transfer characteristics of the nonlinear current mirrors presented in this paper are implemented by means of 
controlling the drain voltages of the common-gate transistor pair. In the examples presented above, this control is done by using 
the series PMOS-NMOS structure. It should be noted that varieties of structures can also be explored to have different ways of  
control in order to implement different functions. 
Fig. 17 illustrates another current mirror. The sole difference between this circuit and that shown in Fig. 13 is that the 
transistor used to control the drain voltage vD1 is a NMOS, namely N, instead of a PMOS. The source voltage of this transistor is 
vD1, not vG in the previous cases. Hence, vD1 decreases with the increase of iIN, and N1 will likely to be in the triode mode if vNM is 
at a relatively low level. In the lower part of the current range, if vG is low enough to make N2 operate in the saturation mode and 
PR in the triode mode, iN will be an “amplified” version of iIN in case that N1 and N2 have the same W/L ratio. The derivative 
dvG/diIN can be made strong as a deeper-triode N1 requires a much higher vG to accommodate iIN. If vG gets too high, P1 and PR 
will be cut off, iP, iN and iOUT will be zero. Therefore, as shown in Fig. 18, the current transfer characteristic of the circuit exhibits 
a point of diOUT/diIN = 0, and a much stronger derivative diOUT/diIN around point, compared to those found in Figs. 15 and 16. If 
the transistor sizes are given, the position of diOUT/diIN = 0 is determined by the gate voltage vNM. The lower vNM is, the lower vD1 




Fig. 17. Nonlinear current mirror producing strong current derivatives. The series structure of two NMOS is used in the left side of the mirror. 
 
 
         
Fig. 18. DC characteristics of the circuit shown in Fig. 17. All transistors are sized as specified in the right column of Table 4, with the PMOS P replaced by the 
NMOS N of the same size. The voltage vNM is set at 0.3 V, 0.4 V and 0.5 V. 
 
3.5 Comments on the design examples 
The design examples presented in the preceding sub-sections demonstrate how nonlinear current transfer functions can be 
implemented in nonlinear current mirrors by using the proposed piecewise nonlinear approach. One can have the following 
comments. 
• In each of these examples, a sole nonlinear current mirror, with or without an additional transistor for the current output, is 
made to have a particularly nonlinear current transfer characteristic. The nonlinear curve is a combination of nonlinear pieces 
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generated by the same current mirror, instead of different circuit blocks.  
• As the pieces of the curve are produced by the same transistors in different segments of the input range, there is no 
discontinuity from one piece to another in the nonlinear curve. 
• The design examples have showed the implementation of a limited number of nonlinear functions. Based on these, one can 
generate more functions by combining some of them. One can also add current sources to generate other nonlinear functions. 
For example, combining the circuit shown in Fig. 10 with a current source producing IDC can generate a V-shaped transfer 
characteristic, if the combination makes IDC – iOUT. 
• The nonlinear functions are implemented based on the nonlinear characteristics of the transistors. They are, therefore,  very 
sensitive to the process variations. Any change of device parameters can lead to a deviation of the current transfer 
characteristics. As an example, Fig. 19 shows the result of a Monte Carlo simulation of the circuit shown in Fig. 17. The 
dispersion of the characteristics is evident. If IIN-P denotes the level of iIN that makes the peak of the output current, IIN-P can be 
any value between 0.84 µA and 1.6 µA. Thus, without any compensation, it is impossible to get a uniformed performance if 
such a current mirror is implemented in different locations of a circuit space, and it can not be used in a place where the 
characteristics need to be matched or the operation precision is critical. It should, however, be noted that, in case of the circuit 
shown in Fig. 17, as the gate voltage vNM is used to shift IIN-P, as illustrated in Fig. 18, the dispersion of IIN-P can be reduced by 
applying a signal generated by the difference between the desired value of IIN-P and actual one, based on which a 
compensation technique is currently being developed. 
       
Fig. 19. Characteristics of vD2 versus iIN and iOUT versus iIN of the circuit shown in Fig. 17, obtained by Monte Carlo simulation by Spectre with the device 
models of a 0.18 µm CMOS technology.  All the transistors in the circuit are sized 0.4µm/1.5µm. 
In summary, the main advantage of the nonlinear current mirror circuits designed with the proposed piecewise nonlinear 
approach is the simplicity that can lead to a small circuit space and thus small capacitances to achieve a high speed, with a given 
level of the operating currents, and low power dissipation. The quantitative performance assessment will be done in a later stage 
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of the design. The most notable drawback is the operation accuracy, like other analog circuits operating based on the device 
characteristics. Hence the development of the compensation techniques to be used to correct effectively some of the errors are in 
progress. 
4. CONCLUSION 
In this paper, a piecewise nonlinear approach to the design of nonlinear circuits has been proposed. Using this approach, the 
nonlinear function is implemented by means of merging nonlinear pieces of circuit characteristics given by analog blocks. The 
pieces are produced based on the nonlinear characteristics of the devices employed, namely MOS transistors at the present time. 
As the characteristic of one analog block can exhibit different nonlinearity in different sections of its input range, it is possible to 
use one single block to produce the multiple nonlinear pieces of a target function. 
The application of this approach has so far been focused on the implementation of nonlinear current transfer functions in 
current mirrors. The current transfer characteristic of a current mirror has a strong dependency on the input current when at least 
one of the transistors employed operates out of the saturation mode. A method for controlling the operation modes of the 
transistors has been proposed. It is to use a series structure of two transistors and to make the drain voltage of one of them 
current-dependent in a desired manner by means of adjusting the current driving capacities of the two transistors. By 
incorporating such a structure into a current mirror, the current transfer characteristic can be changed to approximate the target 
nonlinear function. 
Several nonlinear circuits have been designed. Each of them is based on a single current mirror, and consists of a very small 
number of transistors. It has been demonstrated that various nonlinear functions can be implemented in circuits of single-current-
mirror. Each of the designed circuits has been simulated with the device models of a CMOS 0.18 µm technology. Although the 
results obtained are more “qualitative”, it has been confirmed that the proposed approach can be effectively used to design 
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The current transfer characteristic of iOUT versus iIN of the circuit shown in Fig. 10 features a positive diOUT/diIN in the lower part 
of the input range and a negative diOUT/diIN in the upper part. At the point iIN = IIN-P,  diOUT/diIN = 0 and iOUT reaches its maximun 
value IPK.  The value of IIN-P can be estimated based on iP = iN and iP = iP1, iP1 denoting the current in P1, under the condition that 
all the transistors are in the saturation mode. To simplify the derivation, let us assume that N1 and N2 are identical, and P1 and PR 
are also so, i.e.,  T0 = T1 = T
 = 
 	  and TF0 = TFU = T = 

	 . Also we assume that 1+ λvDS is close to unity 
and the threshould voltage of P1 is equal to that of PR, i.e.,  >3_F0 ≅ >3_FU = >3. 
If IIN-P is expected to be of micro-Amperes, iP = iP1 and PR is in the saturation mode, we will have  
TF(XYF − XY − J>3J)1 G T(>ZZ − XYF − J>3J)1  
XYF − XY G >ZZ − XYF, or  2vGP  ≈ VDD + vG  
   As iP = iN and PR and N2 are in the saturation mode, we have 
TF(XYF − XY − J>3J)1 G T
(XY − >3
)1 
XYF − XY − J>3J G RHHS (XY − >3
)  
   Let   Q = RHHS  and we have 2vGP  ≈ VDD + vG, then  
VDD - vG - 2 |Vtp| ≈  2αvG - 2αVtn , vG G ;1J;J:1K;0:1K  , and IIN-P is given as 
EF G  T
2 (
>ZZ − 2J>3J + 2Q>3

1 + 2Q − >3
)1 
It should be noted that the simplest models for the saturation mode of MOS transistors have been used in the above derivation 
in order to formulate the relationship between IIN-P and other parameters such as VDD, βn and βp. Thus, the result can only be used 
as a guideline in the design to determine approximately the level IIN-P, not for a quantitative calculation of the value of IIN-P, even 
though the transistors are in strong inversion.  
 
